




T4240RDB-B

» *T4240*
» *T4160*

		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: Cover Story		
Approved: DN_Apps	Size: C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2012		Sheet 1 of 58	

BLOCK DIAGRAM




		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMMillion	Page Title: Block Diagram		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 3 of 55	

STACKUP

Lyr	Image	Mat.Type	Foil	Cu%	Cu Type	DK[MAT]	DF[MAT]	MatInfo	Cal.Thk	Avg.Cu Thk
TO										
TS										
TL		Foil	0.33oz	55	HTE					2.1mil
L2		Prepreg				3.8		EM-827B 1080 RC68%	3.06mil	
L3		Core	1oz	72	RTF	4.19	0.019	EM-827 2113*1	3.50mil	1.2mil
		Prepreg	0.5oz	38	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	0.6mil
L4		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L5		Core	1oz	72	RTF	4.19	0.019	EM-827 2113*1	3.50mil	1.2mil
		Prepreg	0.5oz	38	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	0.6mil
L6		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L7		Core	1oz	72	RTF	4.19	0.019	EM-827 2113*1	3.50mil	1.2mil
		Prepreg	0.5oz	38	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	0.6mil
L8		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L9		Core	1oz	72	RTF	3.98	0.021	EM-827 1086*1	2.99mil	1.2mil
		Prepreg	1oz	72	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	1.2mil
L10		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L11		Core	0.5oz	38	RTF	4.19	0.019	EM-827 2113*1	3.50mil	0.6mil
		Prepreg	1oz	72	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	1.2mil
L12		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L13		Core	0.5oz	38	RTF	4.19	0.019	EM-827 2113*1	3.50mil	0.6mil
		Prepreg	1oz	72	RTF	3.59	0.024	EM-827B 106 RC76%	4.29mil	1.2mil
L14		Prepreg				3.59	0.024	EM-827B 106 RC76%	4.29mil	
L15		Core	0.5oz	38	RTF	4.19	0.019	EM-827 2113*1	3.50mil	0.6mil
		Prepreg	1oz	72	RTF	3.8		EM-827B 1080 RC68%	3.06mil	1.2mil
BL		Foil	0.33oz	55	HTE					2.1mil
BS										
BO										

Index 次序	Index 层别	Group 组别	Ref Layer 参考层		Customer Design 客户设计							Calculated Result 计算后值				
			Up 上	Down 下	Self 当前	Imp. Mode 阻抗模型	Target Imp. 成品阻抗Ω	Tolerance 公差Ω	Line Width 线宽	Line Space 线距	L 2 Cu 线2铜	Line Width 线宽	Line Space 线距	L 2 Cu 线2铜	Calculated 计算阻抗Ω	Remark 备注
1	L01			L02		se_coated_microstrip	50.0	±5.0	5.00	—	—	4.64	—	—	50.00	
2	L01			L02		diff_coated_microstrip	85.0	±8.5	4.70	5.30	—	4.70	5.30	—	84.26	
3	L01			L02		diff_coated_microstrip	90.0	±9.0	4.00	4.00	—	3.60	4.40	—	89.10	
4	L01			L02		diff_coated_microstrip	100.0	±10.0	4.00	7.00	—	3.60	7.40	—	99.30	
5	L03	L04	L02			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
6	L03	L04	L02			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
7	L03	L04	L02			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
8	L03	L04	L02			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
9	L05	L06	L04			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
10	L05	L06	L04			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
11	L05	L06	L04			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
12	L05	L06	L04			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
13	L07	L08	L06			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
14	L07	L08	L06			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
15	L07	L08	L06			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
16	L07	L08	L06			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
17	L10	L09	L11			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
18	L10	L09	L11			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
19	L10	L09	L11			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
20	L10	L09	L11			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
21	L12	L11	L13			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
22	L12	L11	L13			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
23	L12	L11	L13			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
24	L12	L11	L13			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
25	L14	L13	L15			se_stripline	50.0	±5.0	3.50	—	—	3.43	—	—	50.01	
26	L14	L13	L15			diff_stripline	90.0	±9.0	4.00	6.00	—	3.92	6.08	—	90.00	
27	L14	L13	L15			diff_stripline	100.0	±10.0	3.50	10.00	—	3.37	10.13	—	100.00	
28	L14	L13	L15			diff_stripline	85.0	±8.5	4.00	4.00	—	4.00	4.00	—	84.65	
29	L16		L15			se_coated_microstrip	50.0	±5.0	5.00	—	—	4.64	—	—	50.00	
30	L16		L15			diff_coated_microstrip	85.0	±8.5	4.70	5.30	—	4.70	5.30	—	84.26	
31	L16		L15			diff_coated_microstrip	90.0	±9.0	4.00	4.00	—	3.60	4.40	—	89.10	
32	L16		L15			diff_coated_microstrip	100.0	±10.0	4.00	7.00	—	3.60	7.40	—	99.30	

		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS Designer: GM/llion		Classification: Public Drawing Title: T4240RDB-PB	
Drawn by: GM/llion		Page Title: Stackup	
Approved: DN_Apps	Size: C	Document Number: SCH-27749 / PDF: SPF-27749	Rev: E
Date: Tuesday, November 21, 2023		Sheet 4 of 55	



POWER TREE

		Max		Req.			Loads (A)																				
Power Supply	V	A	W	A	W	Eff%	12V0	5V0	3V3	5V0_SB	3V3_SB	1V8_SB	1V2_FPGA	1V35_XVDD	1V0_VDD	1V8_OVDD	1V5_GVDD	VTT_A	VTT_B	2V5	1V89	1V0	M_VREF				
							12.0	5.0	3.3	5.0	3.3	1.8	1.2	1.35	1	1.8	0.75	0.75	0.75	2.5	1.89	1.0	0.75				
ATX PSU	-	-	250	-	203	90%	6.604	17.8013	9.663	0.5136																	
RT9013-33GQW	3.3	0.5	1.65	0.33	1.08	80%						0.3936	0.328														
RT9013-18GB	1.8	0.5	0.9	0.1	0.18	80%						0.12	0.1														
RT9078-12GJ5_5P	1.2	0.3	0.36	0.05	0.06	85%						0.0575	0.05														
AP62600SJ-7	1.35	6	8.1	3.95	5.34	85%	0.52306						3.952														
LTC3882	1	70	70	67	67	85%	15.7713							67.028													
AP62600SJ-7	1.8	6	10.8	2.5	4.51	85%	0.44171																				
LTC7150S	1.8	20	36	2.5	4.51	85%	0.44171																				
MP20073DH_VTT	0.75	2	1.5	2	1.5	79%						0.003						13.84	2								
MP20073DH_VTT	0.75	2	1.5	2	1.5	79%						0.003						2.42	2	2							
AP62600SJ-7	2.5	6	15	1.62	4.05	85%	0.39706																2.42				
MAX8902B	1.89	0.5	0.95	0.18	0.33	85%						0.18	0.33											1.62			
AP62600SJ-7	1	6	6	0.56	0.56	85%						0.18	0.33											0.176			
MP20073DH_VREF *2	0.8	0.02	0.02	0.03	0.02	79%						0.18	0.33											0.56			
CURRENT LOADS GROUPED BY DEVICE BY RAIL							4.80	2.03	9.66	0.00	0.27	0.10	0.05	3.95	67.03	2.50	9.00	2.00	2.00	1.62	0.18	0.56	0.03	A			


I2C DEVICE TREE

```
I2C1
+--- n/a      Header
+--- 0x4C     ADT7481 Thermal Monitor
+--- 0x40     EMC2305 Fan Controller
+--- 0x50     I2C Boot Rom, 2Kb
+--- 0x51     PCF2131 Real-Time Clock
+--- 0x52     DDR3 #1 SPD EEPROM
+--- 0x54     DDR3 #2 SPD EEPROM
+--- 0x56     DDR3 #3 SPD EEPROM
+--- 0x57     System ID EEPROM, 256B
+--- 0x63     LTC3882 (VDD)
+--- 0x66/67  System Control FPGA BCSRs
+--- 0x74     S1S341B Clock Synthesizer
+--- 0x75     PCA9547 (I2C mux, level 2)
+--- I2C1_CH0
+--- 0x18     DS100DF410 Retimer #1
+--- 0x19     DS100DF410 Retimer #2
+--- I2C1_CH1
+--- 0x50     SFP+ Cage #1 (10GE Retimer #1)
+--- I2C1_CH2
+--- 0x50     SFP+ Cage #1 (10GE Retimer #1)
+--- I2C1_CH3
+--- 0x50     SFP+ Cage #1 (10GE Retimer #2)
+--- I2C1_CH4
+--- 0x50     SFP+ Cage #1 (10GE Retimer #2)
+--- I2C1_CH5
+--- I2C1_CH6
+--- 7???     PCIe Slot #1
+--- 0x50     SFP+ Cage #2 (25G PHY #2)
+--- I2C1_CH7
+--- 0x20     SFP Monitor/Control GPIO
+--- 0x7C     SFP Monitor/Control Reset
I2C2 - n/a
+--- 7???     PCIe Slot #2
```


NOTE: All I2C addresses are 7-bit (no RW bit), as are used with uboot

		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		Classification: Public	
Designer: GMMillern	Drawing Title: T4240RDB-PB		
Drawn by: GMMillern	Page Title: Info		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 5 of 58	


[illegible]

		6501 William Cannon Drive West Austin, TX 78756-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in or out of part without the express written permission of NXP Semiconductors.			
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GJM:GMS	Drawing Title: T4240RDB-PB		
Drawn by: GJM:GMS	Page Title: Power Entry + Mechanical		
Approved: DNN:APS	Size C	Document Number SCH-27748 / PDP: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 6	of 55


STANDBY POWER




3V3_SB
3.3V @ 0.5A




1V8_SB
1.8V @ 0.5A







1V2_SB
1.2V @ 0.3A

		6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion		Drawing Title: T4240RDB-PB	
Drawn by: GMillion		Page Title: Standby Power	
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 7 of 55	

FPGA: IO PORTS



FPGA: POWER & PROGRAM



```
SM1[1]: SYSC_LK
|- 0 - 66 MHz
|- 1 - 100 MHz

SM1[2]: DORCLK
|- 0 - 100 MHz
|- 1 - 133 MHz

SM1[3]: RST_MODE
|- 0 - Ignore RESET_REQ_B
|- 1 - Reset on RESET_REQ_B

SM1[4]: -
|- default

SM2[1:3]: RWL_SMC
000 - NAND flash
010 - NOR flash
011 - SPI flash
010 - NOR #10
101 - reserved
110 - SD Card
111 - I2C

SM2[4]: GPIN[0]
|- 1 - software-defined

SM3[1:3]: VDBANK
000 - NOR bank 0
001 - NOR bank 1
111 - NOR bank 7


SM3[4]: rsvd
|- default


SM4[1]: AUTO_ON
|- 0 - always power up
|- 1 - manual power up

SM4[2]: BYPASS_P
|- 0 - ignore faults
|- 1 - default


SM4[3]: TESTSEL
|- 0 - T1610 CPU
|- 1 - T4240 CPU

SM4[4]: SVR
|- 0 - cfg_svr0
|- 1 - cfg_svr11
```




		6501 William Cannon Drive West Austin, TX 78735-6505	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(P) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMS108		Drawing Title: T4240RDB-PB	
Drawn by: GMS108		Page Title: Switches & Config	
Approved: DN_Apps		Size C	Document Number SCH-27449 / PDF: SP7-27449
Date Tuesday, November 21, 2023		Sheet 10	Rev 55

GVDD & OVDD POWER




GVDD: 1.50V
±3%
20A




OVDD: 1.80V
±3%
6A (max)


```
CONFIG
-----
MODE = VCC (Forced PWM)
FSEL = OPEN (800kHz)
```


NOTE: Could be replaced with AP64501 @ 5A (sufficient) which is qual'd for -40-125C

		6501 William Cannon Drive West Austin, TX 78758-6509	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(C) NXP SEMICONDUCTORS		Classification: Public	
Drawing: QM1801		Drawing Title: T4240RDB-PB	
Page Title: GVDD and OVDD/IV8 Power			
Approved: DNN_Aps	Size C	Document Number SCH-27748 / PDF: SP7-2749	Rev E
Date: Tuesday, November 21, 2023		Sheet 11	of 55

VDD POWER



		6501 William Cannon Drive West Austin, TX 78758-6505	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(P) NXP SEMICONDUCTORS		Classification: Public	
Designer: G111011	Drawing Title: T4240RDB-PB		
Drawn by: G111011	Page Title: VDD Power Supply		
Approved: DN_Aps	Size C	Document Number SCH-27749 /	PDF: PF7-27749
Date: Monday, December 04, 2023		Sheet 12	of 55
		Rev E	

[illegible]

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

© NXP SEMICONDUCTORS

Classification: Public

Designer
GMA/Essex

Drawing Title	
---------------	--

<p>Gwyneth</p>

[illegible]

Drawn by
GMillion

Page Title:

Approver:

	Size	D

DN_App

C	
---	--



SCH-27749 / PDF: SPF-27749


Date:

Tuesday, November 21, 2023 Sheet 13 of 55



E


SVDD & XVDD POWER




		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: SVDD & XVDD Power		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 14 of 55	


2V5 & PHY 1V8 POWER




		6501 William Cannon Drive West Austin, TX 78725-6508	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMillern	Drawing Title: T4240RDB-PB		
Drawn by: GMMillern	Page Title: 2V5 & PHY 1V8 Power		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 15 of 55	


POVDD: 1.80V @ 0.5A (max)
Only on for fuse programming.



		6501 William Cannon Drive West Austin, TX 78758-6508	
		This document contains information proprietary to NXP and shall not be used for engineering design, production or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMM010		Drawing Title: T4240RDB-PB	
Drawn by: GMM010		Page Title: Misc Power	
Approved: DN_Apps		Size C	Document Number SCH-2749 / PDF-SCH-2749
		Date: Tuesday, November 21, 2023	Rev E
		Sheet 16	of 55


		6501 William Cannon Drive West Austin, TX 78735-6509	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMI010	Drawing Title: T4240RDB-PB		
Drawn by: GMI010	Page Title: reserved		
Approved: DN_Aps	Size C	Document Number SCW-27449 / P/DF: SP7-27449	Rev E
Date: Tuesday, November 21, 2023		Sheet 17 of 55	

T4240 VDD/CORE POWER







T4240 GVDD / Other Power




T4240 PLL Filters






		6501 William Cannon Drive West Austin, TX 78758-6598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(X) NXP SEMICONDUCTORS		Classification: Public	
Designer: GML000	Drawing Title: T4240RDB-PB		
Drawn by: GML000	Page Title: T4240 PLL Filters		
Approved: DN Apps	Date C	Document Number SCH-27749	Rev E
	Date Tuesday, November 21, 2023	Sheet 21	of 55

T4240 Ground Pins





T4240 NC Pins




		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: T4240 NC / Rotation Det		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPH-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 23 of 58	1

SYSCLK / DDRCLK / REF Clocks





		5501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMM/mon	Drawing Title: T4240RDB-PB		
Drawn by: GMM/mon	Page Title: System Clock Generator		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 24 of 55	


PCIe Clock Buffers




DUT Clock Select





		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GM/1000		Drawing Title: T4240RDB-PB	
Drawn by: GM/1000		Page Title: PCIe + DUT Clock Buffer	
Approved: DN_Apps		Size C Document Number SCH-27749 / PDF: SPF-27749	
Date: Tuesday, November 21, 2023		Sheet 25 of 55	




		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: reserved		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 26 of 58	1

T4240 System Block & COP




		6501 William Cannon Drive West Austin, TX 78725-6508	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMM/mon	Drawing Title: T4240RDB-PB		
Drawn by: GMM/mon	Page Title: T4240 System Block		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SP7-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 27 of 55	

T4240 DDR Port #1




T4240 DDR Port #2




		6501 William Cannon Drive West Austin, TX 78725-6508	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
© NXP SEMICONDUCTORS Design: GMI0000		Classification: Public Drawing Title: T4240RDB-PB	
Drawn by: GMI0000		Page Title: T4240 DDR Controller #2	
Approved: DN_Apps	Size: C	Document Number: SCH-27749 / PDF: SPF-27749	Rev: E
Date: Tuesday, November 21, 2023		Sheet: 29 of 55	

T4240 DDR Port #3





DDR3 DIMM #1




		6501 William Cannon Drive West Austin, TX 78725-8508	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: GMM/mon		Classification: Public	
Drawing Title:		T4240RDB-PB	
Drawn by: GMM/mon		Page Title:	
Approved: DN_Apps		DDR3 DIMM #1	
Size: C		Document Number: SCH-27749 / PDF: SPF-27749	
Date: Tuesday, November 21, 2012		Sheet 31 of 55	

DDR3 DIMM #2



		6501 William Cannon Drive West Austin, TX 78725-8588	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMillicon	Drawing Title: T4240RDB-PB		
Drawn by: GMMillicon	Page Title: DDR3 DIMM #2		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2012		Sheet 32 of 55	

DDR3 DIMM #3




		6501 William Cannon Drive West Austin, TX 78725-8588	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: GM/llion		Classification: Public	
Drawing Title:		T4240RDB-PB	
Drawn by: GM/llion		Page Title:	
Approved: DN_Apps		Document Number: SCH-27749 / PDF: SPF-27749	
Date: Tuesday, November 21, 2012		Sheet 33 of 55	


T4240 IFC Interface

2C10,2D35,4B8


IFC_AD[0:31] 1.8V




IFC LSBs are provided by the T4240




		6501 William Cannon Drive West Austin, TX 78725-6508	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
(N) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMilmon	Drawing Title: T4240RDB-PB		
Drawn by: GMMilmon	Page Title: T4240 Local Bus Interface		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2003		Sheet 34	of 55


NOR FLASH
128MB



		6501 William Cannon Drive West Austin, TX 78735-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMI000	Drawing Title: T4240RDB-PB		
Drawn by: GMI000	Page Title: NOR and NAND Flash		
Approved: DN1 Apps	Size C	Document Number SCH-2749 /	P / DF: SP7-2749
Date:	Tuesday, November 21, 2023	Sheet	35 of 55
		Rev	E

SPI & SD Card Interface



		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GM/llion	Drawing Title: T4240RDB-PB		
Drawn by: GM/llion	Page Title: T4240 SPI / SDHC Port		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 36 of 55	

FRONT SIDE SERDES 1 & 2 (ENET)




Table 18-1. SerDes 1

SRDS_PRTCL S1		SerDes 1									Per Lane PLL mapp ing
Decim al	Hex	ECN(ramb) ECN(ramb)	A	B	C	D	E	F	G	H	
27	1B	r.+	sg1.5	sg1.6	sg1.10	sg1.9	sg1.1	sg1.2	sg1.3	sg1.4	11111111
36	23	r.+	sg1.5	sg1.6	sg1.10	sg1.9	sg1.7	sg1.2	sg1.3	sg1.4	11112222
4	4	r.+	HIOlg(2)1.9 (3.75)				HIOlg(2)1.10 (3.75)				11111111

Table 18-2. SerDes 2

SRDS PR TCL S2		SerDes 2									Per Lane PLL mapping
Decimal	Hex	ECN(100M)	A	B	C	D	E	F	G	H	
55	37	r2.5	XF11.9	XF11.10	XF12.10	XF12.9	sg2.1	sg2.2	sg2.3	sg2.4	11112222
57	39	r2.5	XF11.9	XF11.10	XF12.10	XF12.9	sg2.1	sg2.2	sg2.3	sg2.4	11112222

SerDes 1 configuration

```

=====
RCW[SRDS_PRTCL_S1]= 7 - Unused x4 & 1 G PHY
PLL mapping= 11111111
RCW[SRDS_PLL_PD_S1]= 01
RCW[SRDS_PLL_REF_CLK_SEL_S1]= 0: PLL1=100MHz
    
```


SerDes 2 configuration


```

=====
RCW[SRDS_PRTCL_S2]= 55 - XFI & 1 G PHY
PLL mapping= 11112222
RCW[SRDS_PLL_PD_S2]= 00
RCW[SRDS_PLL_REF_CLK_SEL_S2]= 0: PLL1=156.25MHz & PLL2=100MHz
    
```


		6501 William Cannon Drive West Austin, TX 78725-6508	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
Designer: GMIllion		Classification: Public	
Drawing Title:		T4240RDB-PB	
Drawn by: GMIllion		Page Title:	
Approved: DN_Apps		T4240 SerDes 1 & 2	
Size: C		Document Number: SCH-27749 / PDF: SPF-27749	
Date: Tuesday, November 21, 2023		Rev E	
Sheet 37 of 55		1	

10GE: XFI/SFP Retimer






		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMilern	Drawing Title: T4240RDB-PB		
Drawn by: GMMilern	Page Title: 10G Retimer		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2012		Sheet 38 of 55	

SFP Monitor/Control





		6501 William Cannon Drive West Austin, TX 78725-8598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: SFP Monitor/Control		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 39 of 58	1


SFP Ports 1 / 2 / Cage





SFP Ports 3 & 4




[illegible]

		6501 William Cannon Drive West Austin, TX 78765-9599	
		This document contains information proprietary to NXP and shall not be used for engineering design, reproduction or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(C) NXP SEMICONDUCTORS		Classification: Public	
Drawing Title: Designer: GMI/BLN	T4240RDB-PB		
Drawn by: GMI/BLN	Page Title: 1GE PHY #1		
Approved: DW_Apps	Size C	Document Number SCH 27749	PDF: SPF-27749
Date: Tuesday, November 21, 2023		Sheet 42	of 55

U620A



		6501 William Cannon Drive West Austin, TX 78755-8598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMIllion	Drawing Title: T4240RDB-PB		
Drawn by: GMIllion		Page Title: 1GE PHY SCH	
Approved: DN_Appe	Size C	Document Number SCH-27748 / PDF: SPF-27748	Rev E
Date: Tuesday, November 21, 2023		Sheet 43 of 55	

[illegible]

This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.

© NXP SEMICONDUCTOR

Classification: Public

Designer:
GM/Euro

	Drawing T
--	-----------

Continued

[illegible]

Drawn by:
GMillion

Page Title

Approved:

	Size	


Document Number

Approved:
DN_Apps

C

SCH-27749 / PDF: SPF-27749

	Ren E
--	----------

[illegible]

BACK SIDE SERDES 3 & 4 (PCIe / SATA)




Table 18-5. SerDes 3 Options

SRDS_PRTCL_S3		SerDes 3								Per Lane PLL mapping
Decimal	Hex	A	B	C	D	E	F	G	H	
1	1	PCIe1 (5/2.5)								11111111

Table 18-6. SerDes 4

SRDS_PRTCL_S4		SerDes 4								Per Lane PLL mapping
Decimal	Hex	A	B	C	D	E	F	G	H	
1	1	PCIe3 (5/2.5)								11111111
3	3	PCIe3 (5/2.5)				PCIe4 (8/5/2.5)				11111111
5	5	PCIe3 (5/2.5)				SRIQ2 (5/2.5)				11111111
7	7	PCIe3 (8/5/2.5)				SRIQ2 (3.125)				11112222
9	9	PCIe3 (5/2.5)				PCIe4 (5/2.5)		SATA1 (3/1.5)	SATA2 (3/1.5)	11111122

SerDes 3 configuration

```

=====
RCW[SRDS_PRTCL_S3]= 1- PCIe1 x8
PLL mapping= 11111111
RCW[SRDS_PLL_PD_S3]= 01
RCW[SRDS_PLL_REF_CLK_SEL_S3]= 0: PLL1=100MHz

```

SerDes 4 configuration



```


=====
RCW[SRDS_PRTCL_S4]= 9/11- PCIe3 x4, Unused x2, SATA1 & Unused
PLL mapping= 11111122
RCW[SRDS_PLL_PD_S4]= 00
RCW[SRDS_PLL_REF_CLK_SEL_S4]= 00: PLL1=100MHz & PLL2=100MHz

```



		6501 William Cannon Drive West Austin, TX 78725-6598	
		This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.	
NXP SEMICONDUCTORS		Classification: Public	
Designer: GM/llion	Drawing Title: T4240RDB-PB		
Drawn by: GM/llion	Page Title: T4240 SerDes 3 & 4		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 46 of 55	

PCIE SLOT #1: x4




		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
(C) NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: PCie Slot #1 X4		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 47 of 55	


PCIE SLOT #2: x8




VCC_12 : 2100mA
VCC_3.3 : 3000mA

		6501 William Cannon Drive West Austin, TX 78725-6508	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMillern	Drawing Title: T4240RDB-PB		
Drawn by: GMMillern	Page Title: PCie Slot #2 X8		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 48 of 55	


I2C BUS TRANSLATION & MUX




		6501 William Cannon Drive West Austin, TX 78725-6508	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMillern	Drawing Title: T4240RDB-PB		
Drawn by: GMMillern	Page Title: I2C Bus Translation & Mux		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 50 of 55	

I2C BUS DEVICES


EEPROM




SYSTEM ID




THERM




RTC




SUPERCAP INFO
Discharge Time:
 $t = C \cdot (V_{max} - V_{min}) / I_c$
 $t = 1 (3.3 - 1.0) / 500\text{mA}$
 $t = 460000\text{s} \approx 53\text{ days}$
Time to Initial Full Charge from Discharge:
 $t = 5^\circ\text{C} \cdot R$
 $t = 5^\circ\text{C} \cdot 1000$
 $t = 23500 \approx 4.5\text{ hours}$


		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMMilmon	Drawing Title: T4240RDB-PB		
Drawn by: GMMilmon	Page Title: I2C Devices RTC & EEPROM		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 51 of 55	


UART PORTS




		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
NXP SEMICONDUCTORS		Classification: Public	
Designer: GMIllion	Drawing Title: T4240RDB-PB		
Drawn by: GMIllion	Page Title: UART Transceivers/Connectors		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 52 of 55	


FAN CONTROLLER & HEADERS



		6501 William Cannon Drive West Austin, TX 78725-8598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMIllion	Drawing Title: T4240RDB-PB		
Drawn by: GMIllion	Page Title: Fan Controller		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 53 of 55	

LEDs





		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
© NXP SEMICONDUCTORS		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: LEDs		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 54 of 55	

ASSEMBLY INFO

REF DES	JUMPER	PAGE NAME
JP6	I-2	051- I2C Devices

REF DES	ASSY OPT	PAGE NAME
R748	DNP	006- Power Entry & Mechanical
JP8	DNP	008- System FPGA IO Ports
J69,JP7,U250	DNP	009- System FPGA Power+Prog
R5771	DNP	010- Switches and Config
C5132,R95	DNP	011- GVDD & OVDD Power
R42,R628,R629	DNP	012- VDD
CT24,CT29,CT41,R273	DNP	020- T4240 GVDD+Other Power
R5762	DNP	027- T4240 System Block + COP
C485	DNP	036- T4240 SPI / SDHC Port
R532,R533,R534,R535,R536, R537,R538,R539,R730,R731	DNP	037- T4240 SerDes 1 & 2
R5825,R5826,R5827,R5828, R5837,R5838,R5839,R5840	DNP	038- 10G Retimer
R926,R927,R935,R936	DNP	040- SFP Ports 1&2 + Cage
R944,R945,R953,R954	DNP	041- SFP Ports 3&4
R5753,Y20	DNP	042- 88E1543 1G Phy #1
R5802,Y21	DNP	043- 88E1543 1G Phy #2
R744	DNP	045- T4240 EMI + RGMII
C871	DNP	049- T4240 USB Ports
C1224,C1225,C1226,C1227, C1229,C1230,C1231,C1232	DNP	052- Serial Ports

		6501 William Cannon Drive West Austin, TX 78725-6598	
This document contains information proprietary to NXP and shall not be used for engineering design, procurement or manufacture in whole or in part without the express written permission of NXP Semiconductors.			
		Classification: Public	
Designer: GMillion	Drawing Title: T4240RDB-PB		
Drawn by: GMillion	Page Title: Assembly		
Approved: DN_Apps	Size C	Document Number SCH-27749 / PDF: SPF-27749	Rev E
Date: Tuesday, November 21, 2023		Sheet 55	of 55